

General Description

The AXI Universal Asynchronous Receiver Transmitter (UART) 16550 DO-254 Certifiable Data Package is made up of the artifacts produced by applying the DO-254 lifecycle to the Xilinx® AXI Timer IP and an encrypted version of the source code. This includes the following completed documents:

- Plan for Hardware Aspects of Certification
- Hardware Validation and Verification Plan
- Hardware Configuration Management Plan
- Hardware Design Plan
- Hardware Process Assurance Plan
- Hardware Validation and Verification Standard
- Hardware Requirements Standard
- Hardware Design Standard
- Hardware Requirements Document
- Hardware Design Document
- Hardware Elemental Analysis Results
- Hardware Configuration Index (includes Hardware Lifecycle Environment Configuration Index)
- Hardware Test Procedures
- Hardware Verification Results
- Hardware Elemental Analysis Results
- Hardware Requirements Traceability Matrix
- Hardware Accomplishment Summary

The above documents are available for certification efforts, however not all documents are included in the delivery package.


The AXI Universal Asynchronous Receiver Transmitter (UART) 16550 connects to the AMBA® (Advance Microcontroller Bus Architecture) AXI (Advanced eXtensible Interface) and provides the controller interface

for asynchronous serial data transfer. This soft IP core is designed to connect via an AXI4-Lite interface.

Features

- AXI interface is based on AXI4-Lite specification
- Hardware and software register compatible with all standard 16450 and 16550 UARTs
- Supports default core configuration for 9600 baud, 8 bits data length, 1 stop bit and no parity
- Implements all standard serial interface protocols
 - 5, 6, 7 or 8 bits per character
 - Odd, Even or no parity detection and generation
 - 1, 1.5 or 2 stop bit detection and generation
 - Internal baud rate generator and separate receiver clock input
 - Modem control functions
 - Prioritized transmit, receive, line status and modem control interrupts
 - False start bit detection and recover
 - Line break detection and generation
 - Internal loopback diagnostic functionality
 - 16 character transmit and receive FIFOs

Block Diagram



Supported FPGA Families

Xilinx® 7-Series and Spartan®-6

Development Tools

Xilinx® ISE/EDK® 13.4 or later
 ModelSim® v10.1b or later (models required)
 Xilinx® ISIM 13.4 or later (no models required)
 Xilinx® XST 13.4 or later
 Precision Synthesis 2012b or later

Configuration

The DO-254 AXI Timer version 1.00a is configurable as shown below:

Settable Parameter	Label in GUI
C_BASEADDR	AXI Base Address
C_HIGHADDR	AXI High Address
C_S_AXI_ACLK_FREQ_HZ	AXI Clock Frequency
C_HAS_EXTERNAL_XIN	External XIN is Present
C_HAS_EXTERNAL_RCLK	External RCLK is Present
C_IS_A_16550	Uart Configuration
C_EXTERNAL_XIN_CLK_HZ	XIN Clock Frequency

Assumptions

Assumption 1: The integrator will develop a full set of DO-254 artifacts to reflect the objectives, activities, and lifecycle data related to the system / safety, implementation, target test, acceptance test, production transition aspects, related validation and verification, configuration management, process assurance,

and certification liaison aspects of the system/LRU.

The objectives, activities and lifecycle data related specifically to the DO-254 AXI UART 16550 IP Core will be provided to the Integrator for inclusion into their overall certification package.

Assumption 2: Place and route, clock frequency, and parameter selection decisions related to the IP core will have an impact on critical areas such as timing. These decisions and the verification of these implementation decisions will be the responsibility of the integrator.

Assumption 3: Logiccircuit will coordinate with the Certification Authority related only to DO-254 compliance with the DO-254 AXI UART 16550 IP Core.

Assumption 4: All objectives related to the building, integration and Production (including Production Testing - ATP) of the system/LRU will be the responsibility of the integrator.

Assumption 5: Objectives related to hardware components other than the DO-254 AXI UART 16550 IP Core are the responsibility of the integrator.

Assumption 6: The integrator will develop all DO-254 artifacts that are related to the integration and testing of the DO-254 AXI UART 16550 IP Core in their system.

Assumption 7: The integrator will perform implementation objectives related to the target hardware, including the integral process objectives, to verify the timing and other critical parameters of the DO-254 AXI UART 16550 IP Core.

Assumption 8: The applicant is responsible for communicating with their Certification Authority relative to the implementation of the DO-254 AXI UART 16550 IP Core into their system.

Assumption 9: Compliance with the objectives related to system (and safety-related) requirements allocated to the hardware will be the responsibility of the integrator. The requirement to feed all IP derived requirements to the System / Safety Process will be the responsibility of the integrator. The integrator will be required to generate hardware requirements allocated from the system requirements that exercise the DO-254 AXI UART 16550 IP Core at the system level.

Assumption 10: The integrator is required to include a clock timing constraint for this DO-254 AXI UART 16550 IP core. This clock timing constraint will define the clock rate at which the IP core will operate. It is recommended that the integrator define this constraint in the UCF file. The integrator typically would also include (at a minimum, but not limited to) pinout constraints, I/O electrical standards, etc. An example UCF file will be provided in 10109-UG, but it is for reference only.

Assumption 11: The integrator is not required to rerun any elemental analysis (code coverage). Code coverage results will indicate that all configurations required to attain 100% coverage are tested.

Simulation validation for the DO-254 AXI UART 16550 1.00 is being done on a test board. The integrator must revalidate a portion of this simulation on the integrator's target. LogicCircuit will provide the files and data

necessary to perform this revalidation in 10109-UG.

In order to accomplish this revalidation, the integrator is required to design his PCB to have access to at least 8 spare FPGA pins that can be connected to a logic analyzer.

If the integrator chooses to do post place and route simulation on their system as an additional validation (again, this would only be a portion of LogicCircuit's simulation), LogicCircuit will provide the necessary files for the DO-254 AXI UART 16550 IP.
